A Novel Single-Phase Common-Grounded Converter Based on Switched-Capacitor

Naser Vosoughi Kurdkandi[®], *Member, IEEE*, Oleksandr Husev[®], *Senior Member, IEEE*, Oleksandr Matiushkin[®], *Member, IEEE*, Dmitri Vinnikov[®], *Fellow, IEEE*, Wei Gao, *Member, IEEE*, and Chunting Chris Mi[®], *Fellow, IEEE*

Abstract—This article presents a new common grounded converter based on a switched capacitor. The converter can be used as a suitable interface for single-phase ac or two-wire dc grids. The direct connection between the negative terminal of the input voltage source and the null terminal of the output source enables the elimination of the leakage current in renewable energy systems, especially in photovoltaic power generation. The proposed topology offers voltage-boosting capability, so there is no need for an additional boost converter and it is possible to inject power into the grid at dc input voltages lower than the peak value of the output voltage, which helps improve the efficiency of the converter. In addition, the proposed topology has the ability to handle reverse current, hence, it feeds non-unity power factor loads. The operating modes and design of passive components are described in detail. The performance and advantages of the proposed converter are compared with other converters. Finally, through the experiment on a (3.78 kW/7 kW) converter, the performance of the proposed converter is validated.

Index Terms—Common grounded converter, single-stage system, voltage boosting.

I. INTRODUCTION

THE ever-increasing energy demands of humanity have led to a pressing need for new energy sources. It is estimated

Manuscript received 24 January 2024; revised 25 April 2024 and 29 June 2024; accepted 11 August 2024. Date of publication 16 August 2024; date of current version 7 October 2024. This work was supported by the California Energy Commission under Grant EPC-19-053. Recommended for publication by Associate Editor B. G. Fernandes. (*Corresponding author: Chunting Chris Mi.*)

Naser Vosoughi Kurdkandi and Chunting Chris Mi are with the Department of Electrical and Computer Engineering, San Diego State University, San Diego, CA 92182 USA (e-mail: nvosoughikurdkandi@sdsu.edu; cmi@sdsu.edu).

Oleksandr Husev is with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, 12616 Tallinn, Estonia, and also with the Department of Radiotechnic and Embedded Systems, Chernihiv Polytechnic National University, 14027 Chernihiv, Ukraine (e-mail: oleksandr.husev@taltech.ee).

Oleksandr Matiushkin is with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, 12616 Tallinn, Estonia, and also with the Department of Electrical, Electronic and Control Engineering, University of Extremadura, 06006 Badajoz, Spain (e-mail: oleksandr.matiushkin@taltech.ee).

Dmitri Vinnikov is with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, 19086 Tallinn, Estonia (e-mail: dmitri.vinnikov@taltech.ee).

Wei Gao is with the BMS R&D Department, Tianneng Group Company Ltd., Huzhou 313000, China (e-mail: gaow@tn-ess.com).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TPEL.2024.3444769.

Digital Object Identifier 10.1109/TPEL.2024.3444769

that by 2050, the global consumption of electrical energy will have been doubled, which highlights the urgency of sustainable energy options like solar and wind power, as well as other renewable energy sources (RESs), to meet this demand. However, given the scale of this task, it is evident that the current electric infrastructure will not be sufficient to support the transition. To mitigate this challenge, storage elements will be essential in balancing the grid with a high level of RES penetration. Presently, there is no viable business model for this purpose. Additionally, the issue of storage battery utilization looms as a potential obstacle.

The resurgence of interest in dc microgrids is largely due to the fact that most RESs and battery storages are dc-based [1], [2]. This trend is gaining momentum and has become a modern-day phenomenon [3], [4], [5], [6]. A preferred dc voltage level of 325 V has been identified as the most technically and economically viable option [5]. However, some studies suggest that a dc voltage level ranging from 350 to 380 V could become the future standard [7]. To implement this, a 3-wire dc grid configuration is being considered, comprising +350 V, -350 V, and a neutral point. Despite the potential advantages of such a grid, certain problems have been identified. Alternatively, a 700 V dc grid has been proposed as an islanding microgrid for RES integration. While this grid would allow for efficient energy transfer, it would not be compatible with most household devices. In conclusion, the swift implementation of dc solutions is hindered by the rapidly evolving power electronics landscape and market uncertainty. This presents a major challenge for large market players looking to invest in these technologies. Despite the clear advantages of dc grids, the absence of a viable business model has been identified as the primary obstacle to their widespread adoption. As a result, investors are hesitant to fund dc projects, and power electronics manufacturers are not rushing to produce dc-compatible appliances. One potential solution to this problem could be the development of power electronics converters that can be used for both dc and ac applications [8], [9]. This approach would help mitigate the risks associated with investing in the dc infrastructure, while also providing greater flexibility for consumers. This concept is shown in Fig. 1.

In parallel, several technical considerations need to be addressed when implementing dc grids. Of these, grounding and protection issues are of utmost importance [10]. Numerous approaches to grounding design in electric power systems have been proposed, each with a unique set of benefits and drawbacks

See https://www.ieee.org/publications/rights/index.html for more information.

^{0885-8993 © 2024} IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.



Fig. 1. Universal DC-DC/AC interface converter concept.

that affect the overall system performance [11]. Grounding is primarily used for ground fault detection [12], as well as for the safety of personnel and equipment. In the case of low voltage dc microgrids, grounding can be achieved through either high or low-resistance grounding, with the ground connected to one of the poles or the middle point, depending on availability. In the context of grounding, low resistance grounding refers to a grounded wire that has a potential very similar to that of an ac grid. However, when designing the grounding of a dc installation, it is important to consider the potential for corrosion of the materials involved. This is because dc leakage currents can cause electrochemical reactions that may be harmful to concrete structures. To mitigate this issue, anti-parallel diodes can be used in series with the ground. The use of such diodes is recommended in the NPR 9090:2018 standard as a method of preventing corrosion-related damage to the installation.

The grounding approach utilized in dc grid systems is also influenced by the nature of the interconnection between the ac and dc grids. In situations where power is transferred between the ac and dc microgrids, this can be achieved through the use of a low-frequency transformer in combination with a nonisolated front-end rectifier. In the case of nonisolated power electronics interfaces, dc–ac energy conversion with a common ground is typically the most effective solution.

Several dc-ac converters with common ground capability are presented in papers [13], [14], [15], [16], and [17]. These converters are based on flying inductors, which have the ability to increase the input voltage and can inject power to the output at input dc voltages lower than the peak voltage of the grid. However, since these converters are based on the charging and discharging of the inductor, a large inductor is needed. In [18], a common grounded converter based on a flying capacitor is presented. Due to the presence of the boost converter at the input of this topology, it is possible to operate at input voltages lower than the peak value of the output voltage. In this converter, the combination of an inductor and a capacitor is used to transfer power from the input source to the output, which makes the volume of the inductor used in the converter high. In papers [19], [20], and [21], several three-level common grounded converters based on a switched capacitor (SC) are presented. In these topologies, a capacitor is used to pump power from the input source to the output grid. Since these typologies lack the capability of voltage boosting, they need a boost converter for their input so that the power transmission process can be performed at lower input voltages than the peak voltage of the grid. The presence of an additional boost converter affects the efficiency and volume of



Fig. 2. (a) Proposed nine-level SC-based common-grounded inverter. (b) Bidirectional switches used in the inverter.

the entire system. In papers [22], [23], [24], and [25], several three-level and five-level common grounded converters based on SC are presented. Although these converters have voltage boosting capability, their voltage gain is limited to two and they will need an additional boost converter at a lower input voltage. Also, two six-level and seven-level typologies are proposed in papers [26] and [27], respectively, which are a combination of a SC and a neutral point clamp (NPC) converter. Although the leakage current in these topologies is not completely eliminated, its value is low. In addition, their voltage gain is limited to 1.5 and they will need an additional boost converter at a lower input voltage.

The main purpose of this paper is to present a superior solution that can work in the dc–ac and the dc–dc mode at the same output terminal. The proposed new SC structure with a common ground feature has the capability of four times voltage boosting and can perform the power transfer process from the input source to the output in a wide range of input voltage. The ability to have a common ground eliminates leakage current in the system, and the ability to handle return current provides the possibility of feeding non-unity power factor loads.

In the following, Section II explains the structure of the proposed converter. The operation modes of the SC-based converter in the dc–ac condition are outlined in Section III. The switching duty cycle of the inverter is computed in Section IV. Design considerations for all key components of the solution are described in Section V. The control system strategy of the proposed converter is explained in Section VI. Section VII focuses on the comparative evaluation to validate the performance and feasibility of the SC converter, while Section VIII provides some experimental results. In Section IX, the feasibility of the proposed converter is discussed.

II. PROPOSED NINE-LEVEL COMMON GROUNDED CONVERTER

The topology of the proposed nine-level inverter is shown in Fig. 2(a). In this inverter, nine power electronic switches, two power diodes, and three capacitors are used to produce



Fig. 3. Operation modes of the proposed nine-level inverter. (a) Zero level, 0. (b) First level in the positive half-cycle, $+V_{in}$. (c) Second level in the positive half-cycle, $+2V_{in}$. (d) Third level in the positive half-cycle, $+3V_{in}$. (e) Fourth level in the positive half-cycle, $+4V_{in}$. (f) First level in the negative half-cycle, $-V_{in}$. (g) Second level in the negative half-cycle, $-2V_{in}$. (h) Third level in the negative half-cycle, $-3V_{in}$. (i) Fourth level in the negative half-cycle, $-4V_{in}$.

a nine-level output voltage. Eight of the switches used in this inverter are unidirectional and only one switch is bidirectional. For unidirectional switches, a normal MOSFET with an internal antiparallel diode can be used. For the bidirectional switches of the proposed inverter, it is possible to use the series connection of a MOSFET and a diode or the back-to-back series connection of two MOSFETS, as shown in Fig. 2(b). It should be noted that the losses of two series MOSFETS with back-to-back connections are lower than in the series connection of a MOSFET and a diode. In addition, in order to increase the efficiency of the inverter, active diodes can be used instead of conventional diodes. According to Fig. 2(a), there is a direct connection between the negative terminal of the input voltage source and the neutral terminal of the output power grid. This feature is suitable for power electronic interfaces used in renewable energy systems, especially photovoltaic (PV) systems. As a result, the leakage current caused by parasitic capacitors in PV systems is eliminated. Furthermore, the ability to handle reverse current in the proposed inverter makes it possible to control the reactive power at the point of common coupling (PCC) and in the grid-following mode. This inverter enables feeding non-unity power factor loads in the grid-forming mode. Considering that the proposed converter is common-grounded and can produce dc voltage with positive and negative polarity in its output terminal, this converter can be used as a suitable interface for ac or dc output application.

The proposed inverter has the ability to boost the voltage up to four times the input voltage. Therefore, in both grid-forming and grid-following modes, and with an input voltage lower than the peak value of the output voltage, it can still feed the load or the grid. In this inverter, the capacitor C_1 is charged as much as the input voltage, the capacitor C_2 is charged to twice the input voltage, and the capacitor C_3 is charged to four times the input voltage. Since the proposed inverter is based on the SC technology, the capacitors are self-balancing, and no additional controller is needed to control the voltage of the capacitors.

III. OPERATION MODES OF THE PROPOSED TOPOLOGY IN DC–AC STATE

Fig. 3 shows the operating modes of the proposed inverter. The inverter has nine operation modes, of which four operation modes are related to the positive half-cycle and another four to the negative half-cycle. Another operation mode is related to the zero-voltage vector, which is the same for positive and negative half-cycles. In the operation modes, the active power path is shown with red lines, the reactive power path with green lines, and the capacitor charging path with blue lines. Next, the working modes of the proposed inverter will be discussed.

A. Zero-Level Operation Mode

The equivalent circuit of the proposed inverter at zero level is shown in Fig. 3(a). In this operation mode, switches S_1 , S_4 , S_6 , S_8 and diode D_2 are ON, which causes zero voltage to be produced at the output of the inverter. In order to produce zero voltage at the output of the inverter, the series connection of the input voltage source with capacitors C_1 , C_2 , and C_3 is used. Since the polarity of the capacitor C_3 is connected inversely with the polarity of capacitors C_1 and C_2 and the input voltage source, the output voltage is zero in this operation mode. This mode is the same for the positive and the negative half-cycle. In this operating mode, capacitors C_1 and C_2 are in the discharging state and capacitor C_3 is in the charging state

$$v_{\rm out} = V_{\rm in} + V_{C_1} + V_{C_2} - V_{C_3} = 0.$$
(1)

B. First-Level Operation Mode in the Positive Half-Cycle

The equivalent circuit of the proposed inverter in the first-level operation mode of the positive half-cycle is shown in Fig. 3(b). In this mode, when switches S_3 , S_6 , S_7 , and the diode D_1 are turned ON, $+V_{in}$ voltage is produced at the output of the inverter. In other words, the output voltage of the inverter is equal to the input voltage. Turning on switch S_2 in this way causes the capacitor C_1 to be charged by the input source and through the diode D_1 . In this operation mode, capacitors C_2 and C_3 are also in a disconnecting state

$$v_{\rm out} = V_{\rm in}.\tag{2}$$

C. Second-Level Operation Mode in the Positive Half-Cycle

The equivalent circuit of the proposed inverter in the second level operation mode of the positive half-cycle is shown in Fig. 3(c). Switches S_1 , S_3 , S_6 , and S_7 are ON in this operation mode and cause the series connection of the input voltage source with the capacitor C_1 to produce $+2V_{in}$ voltage at the output of the inverter. When the switch S_5 is turned ON, the capacitor C_2 will be charged twice as much as the input voltage. In this operating mode, the capacitor C_1 is in the discharging and the capacitor C_3 is in the disconnecting state.

$$v_{\rm out} = V_{\rm in} + V_{C_1} = +2 V_{\rm in.} \tag{3}$$

D. Third-Level Operation Mode in the Positive Half-Cycle

The equivalent circuit of the proposed inverter in the thirdlevel operation mode of the positive half-cycle is shown in Fig. 3(d). Turning on switches S_4 , S_6 , and S_7 along with the diode D_1 causes the voltage of the input source to be transferred to the output of the inverter along with the voltage of the capacitor C_2 ; thus, the output voltage of the inverter is equal to $+3V_{in}$. Turning ON the switch S_2 causes the capacitor C_1 to be charged by the input source and through the diode D_1 . In this operation mode, the capacitor C_2 is in the discharging state and the capacitor C_3 is in the disconnecting state

$v_{\text{out}} = V_{\text{in}} + V_{C_2} = +3 V_{\text{in}}.$ (4)

E. Fourth-Level Operation Mode in the Positive Half-Cycle

In order to produce the fourth voltage level at the output of the proposed inverter, capacitors C_1 and C_2 need to be connected in series with the input voltage source. In order to generate $+4V_{in}$ voltage at the output of the inverter, it is necessary to turn ON switches S_1 , S_4 , S_6 , and S_7 . Turning ON the diode D_2 causes the capacitor C_3 to be charged four times the input voltage. Therefore, in this operating mode, capacitors C_1 and C_2 are in the discharging mode and capacitor C_3 is in the charging mode. The equivalent circuit of the fourth-level operation mode in the positive half-cycle is shown in Fig. 3(e)

$$v_{\rm out} = V_{\rm in} + V_{C_1} + V_{C_2} = +4 V_{\rm in}.$$
 (5)

F. First-Level Operation Mode in the Negative Half-Cycle

The equivalent circuit of the proposed inverter in the first-level operation mode of the negative half-cycle is shown in Fig. 3(f). In this operating mode, switches S_2 , S_4 , S_6 and S_8 are ON and cause the generated voltage by the series connection of three capacitors C_1 , C_2 and C_3 to be transferred to the output of the inverter. The output voltage in this operating mode is equal to $-V_{in}$. The duty of the supplying power in the negative half-cycle is the responsibility of the capacitor C_3 . Turning on the diode D_1 also causes the capacitors C_1 and C_2 are charged in this operating mode, and the capacitor C_3 is discharged

$$v_{\text{out}} = V_{C_1} + V_{C_2} - V_{C_3} = -V_{\text{in}}.$$
 (6)

G. Second-Level Operation Mode in the Negative Half-Cycle

In order to be able to produce $-2V_{in}$ voltage at the output of the inverter, it is necessary to transfer the voltage caused by connecting capacitors C_2 and C_3 in series to the output of the inverter. For this purpose, switches S_5 , S_6 , and S_8 need to be turned ON. Turning on switches S_1 , S_3 causes the capacitor C_1 to charge the capacitor C_2 along with the input voltage source. Thus, in this operating mode, capacitors C_1 and C_3 are discharged and the capacitor C_2 is charged. The equivalent circuit of the proposed inverter in this operation mode is shown in Fig. 3(g). The output voltage of the inverter in this working mode is equal to $-2V_{in}$

$$v_{\text{out}} = V_{C_2} - V_{C_3} = -2V_{\text{in}}.$$
(7)

H. Third-Level Operation Mode in the Negative Half-Cycle

Fig. 3(h) shows the equivalent circuit of the proposed inverter in the third-level operation mode of the negative half-cycle. In order to produce $-3V_{in}$ voltage at the output of the inverter, it is necessary to transfer the voltage resulting from the series connection of capacitors C_3 and C_1 to the output of the inverter. For this purpose, switches S_2 , S_3 , S_6 and S_8 are turned ON. Diode D_1 is also active in this working mode so that it can charge the capacitor C_1 from the input source if needed. In general, in this working mode, the capacitor C_3 is discharged, the capacitor C_1 is charged and the capacitor C_2 is in the disconnecting mode

$$v_{\rm out} = V_{C_1} - V_{C_3} = -3V_{\rm in}.$$
 (8)

Levels	Involved switches	Ca	pacito Mode	Output voltage	
		C_{I}	C_2	C_3	
$1^{st}(P)$	S_2, S_3, S_6, S_7	←	I	I	$+V_{in}$
$2^{nd}(P)$	S_1, S_3, S_5, S_6, S_7	\rightarrow	↑	I	$+2V_{in}$
$3^{rd}(P)$	S_2, S_4, S_6, S_7	←	\rightarrow	I	$+3V_{in}$
$4^{\text{th}}(P)$	S_1, S_4, S_6, S_7	\rightarrow	\rightarrow	↑	$+4V_{in}$
Zero	S_1, S_4, S_6, S_8	\rightarrow	\rightarrow	↑	0
1 st (N)	S_2, S_4, S_6, S_8	←	↑	\rightarrow	-V _{in}
2 nd (N)	S_1, S_3, S_5, S_6, S_8	\rightarrow	←	\rightarrow	$-2V_{in}$
3 rd (N)	S_2, S_3, S_6, S_8	↑	-	↓	-3V _{in}
Ath (AT)					43.7



Fig. 4. Nine-level output voltage of the inverter and grid voltage.

I. Fourth-Level Operation Mode in the Negative Half-Cycle

Finally, in order to produce $-4V_{in}$ voltage at the output of the proposed inverter, the voltage of the capacitor C_3 is connected to the output of the inverter alone, which causes $-4V_{in}$ voltage to be produced. For this purpose, switches S_8 and S_9 need to be turned ON, and the switch S_2 is turned ON along with the diode D_1 , which causes the capacitor C_1 to be charged from the input source. In general, in this operating mode, the capacitor C_1 is charged, the capacitor C_3 is discharged, and the capacitor C_2 is disconnected. The equivalent circuit of the proposed inverter in the fourth-level operation mode of the negative half-cycle is shown in Fig. 3(i)

$$v_{\text{out}} = -V_{C_3} = -4V_{\text{in}}.$$
 (9)

In order to better understand the operating modes of the proposed topology, Table I shows the status of the switched-ON switches as well as the charging and discharging status of the capacitors in different modes. The " \uparrow " sign means charging the capacitor, the " \downarrow " sign means discharging the capacitor, and the "-" sign means disconnecting the capacitor.

IV. SWITCHING DUTY CYCLE CALCULATION FOR THE PROPOSED NINE-LEVEL INVERTER

The nine-level output voltage of the proposed inverter along with the grid voltage in the positive half-cycle and negative halfcycle is shown in Fig. 4. According to this figure, the output voltage of the inverter in the positive half-cycle can be defined in Zone1, Zone2, Zone3, and Zone4. Each of the zones has a different switching duty cycle, which will be calculated in the following. The grid voltage and the grid current in the unity power factor are expressed by the following equations:

$$v_g(t) = V_{\max} \sin \omega t \tag{10}$$

$$i_g(t) = I_{\max} \sin \omega t. \tag{11}$$

A. Zonel

According to Fig. 4, in Zone1, the output voltage of the inverter changes between zero and V_{in} . By applying the voltage balance law on the output inductor L_f in a complete switching cycle, the duty cycle of the inverter in Zone1 is obtained as follows:

$$\int_{0}^{d_{1}T_{s}} (V_{\text{in}} - v_{g})dt + \int_{d_{1}T_{s}}^{T_{s}} (-v_{g})dt = 0.$$
(12)

$$d_{1}(t) = \frac{v_{g}(t)}{V_{\text{in}}} = \frac{V_{\text{max}}}{V_{\text{in}}} \cdot \sin \omega t \quad ; \quad 0 \le t < t_{1}.$$
(13)

In (12), T_s is the switching period of the inverter.

B. Zone2

It is clear from Fig. 4 that the output voltage of the inverter in Zone2 changes between V_{in} and $2V_{in}$. By applying the voltage balance law on the output inductor L_f in a complete switching cycle, the duty cycle of the inverter in Zone2 is obtained as follows:

$$\int_{0}^{d_2 T_s} \left(2V_{\rm in} - v_g\right) dt + \int_{d_2 T_s}^{T_s} \left(V_{\rm in} - v_g\right) dt = 0 \tag{14}$$

$$d_2(t) = \frac{v_g(t)}{V_{\rm in}} - 1 = \frac{V_{\rm max}}{V_{\rm in}} \cdot \sin \omega t - 1 \quad ; \quad t_1 \le t < t_2.$$
(15)

C. Zone3

Fig. 4 shows that the output voltage of the inverter in Zone3 changes between $+2V_{in}$ and $+3V_{in}$, so by applying the voltage balance law on the output inductor L_f in a complete switching cycle, the duty cycle of the inverter in Zone3 is calculated as follows:

$$\int_{0}^{d_{3}T_{s}} (3V_{\text{in}} - v_{g}) dt + \int_{d_{3}T_{s}}^{T_{s}} (2V_{\text{in}} - v_{g}) dt = 0$$
(16)
$$d_{3}(t) = \frac{v_{g}(t)}{V_{\text{in}}} - 2 = \frac{V_{\text{max}}}{V_{\text{in}}} \cdot \sin \omega t - 2 \quad ; \quad t_{2} \le t < t_{3}.$$

D. Zone4

From Fig. 4, it is clear that the output voltage of the inverter in Zone4 changes between $+3V_{in}$ and $+4V_{in}$. Therefore, to calculate the duty cycle, it is necessary to write the voltage balance law in a complete switching cycle for the output inductor L_f . The following equations show how to calculate the duty cycle for Zone4:

$$\int_{0}^{d_{4}T_{s}} \left(4V_{\rm in} - v_{g}\right) dt + \int_{d_{4}T_{s}}^{T_{s}} \left(3V_{\rm in} - v_{g}\right) dt = 0 \tag{18}$$

TABLE II DUTY CYCLE OF SWITCHES IN DIFFERENT OPERATING ZONES

	Switches	S1	S2	S3	S4	S5	S6	S 7	S8	S9
Positive	Zone 1	$1 - d_1(t)$	$d_{I}(t)$	$d_I(t)$	$1 - d_1(t)$	0	1	$d_1(t)$	$1 - d_1(t)$	0
half-cycle	Zone 2	$d_2(t)$	$1 - d_2(t)$	1	0	$d_2(t)$	1	1	0	0
	Zone 3	$1 - d_3(t)$	$d_3(t)$	$1 - d_3(t)$	$d_3(t)$	$1 - d_3(t)$	1	1	0	0
	Zone 4	$d_4(t)$	$1 - d_4(t)$	0	1	0	1	1	0	0
Negative	Zone 5	$1 - d_1(t)$	$d_{l}(t)$	0	1	0	1	0	1	0
half-cycle	Zone 6	$d_2(t)$	$1 - d_2(t)$	$d_2(t)$	$1 - d_2(t)$	$d_2(t)$	1	0	1	0
	Zone 7	$1 - d_3(t)$	$d_3(t)$	1	0	$1 - d_3(t)$	1	0	1	0
	Zone 8	0	1	$1 - d_4(t)$	0	0	$1 - d_4(t)$	0	1	$d_4(t)$

$$d_4(t) = \frac{v_g(t)}{V_{\rm in}} - 3 = \frac{V_{\rm max}}{V_{\rm in}} \cdot \sin \omega t - 3 \quad ; \quad t_3 \le t < \frac{T}{2} - t_3.$$
⁽¹⁹⁾

In order to calculate the time values t_1 , t_2 , and t_3 , the following equations are used:

$$t_1 = \frac{1}{\omega} \sin^{-1} \left(\frac{V_{\rm in}}{V_{\rm max}} \right) \tag{20}$$

$$t_2 = \frac{1}{\omega} \sin^{-1} \left(\frac{2V_{\rm in}}{V_{\rm max}} \right) \tag{21}$$

$$t_3 = \frac{1}{\omega} \sin^{-1} \left(\frac{3V_{\text{in}}}{V_{\text{max}}} \right). \tag{22}$$

Using the symmetry of the circuit operation, the negative halfcycle switching patterns can be easily derived. It is omitted here for simplicity. The duty cycle of each of the switches in different operating Zones is shown in Table II.

V. CALCULATION OF THE OUTPUT FILTER INDUCTOR AND **CAPACITORS**

In this section, the value of the output filter inductor and capacitor, along with the values of capacitors C_1 , C_2 , and C_3 are calculated.

A. Calculation of the Output Filter Inductor and Capacitor

In order to calculate the value of the output filter inductor, the inductor current equation can be written in each of the zones of the inverter. Since the current ripple of L_f has its highest value in Zone4, the current equation for $i_L(t)$ is written in Zone4

$$i_{Lf}(t) = \frac{1}{L_f} \int_0^t V_{Lf} dt + i_{Lf}(0) \quad ; \quad t_3 \le t < \frac{T}{2} - t_3. \tag{23}$$

By simplifying (23) and inserting (19) into it, the inductor value of the output filter is obtained as follows:

$$L_f = \frac{1}{\Delta I_{L_f} \cdot f_s} \left(7V_{\max} \sin(\omega t) - \frac{V_{\max}^2}{V_{\text{in}}} \cdot \sin^2(\omega t) - 12V_{\text{in}} \right). \tag{24}$$

At the unity power factor, the maximum current ripple of the inductor L_f occurs at $\omega t = \pi/2$. Therefore, the value of L_f for the maximum current ripple is calculated as follows:

$$L_{f} = \frac{1}{\Delta I_{L_{f},\max} \cdot f_{s}} \left(7V_{\max} - \frac{V_{\max}^{2}}{V_{in}} - 12V_{in} \right). \quad (25) \quad C_{1} = \frac{2P_{out} \left(V_{\max} - \frac{V_{\max}^{2}}{\Delta V_{C1,\max} \cdot f_{s}} \right).$$

To calculate the value of the output filter capacitor C_f , the capacitor voltage equation can be written for each of the operating zones. Since the maximum voltage ripple of the output filter capacitor occurs in Zone4, the voltage equation of capacitor C_f for this zone is written

$$v_{Cf}(t) = \frac{1}{C_f} \int_0^t i_{Cf} dt + v_{Cf}(0) \quad ; \quad t_3 \le t < \frac{T}{2} - t_3$$
(26)

$$\Delta V_{Cf} = \frac{\Delta I_{Lf}}{8C_f f_s} \quad ; \quad t_3 \le t < \frac{T}{2} - t_3 \tag{27}$$

$$C_f = \frac{1}{8\Delta V_{Cf} \cdot L_f \cdot {f_s}^2} \left(7V_{g,\max}\sin(\omega t) - \frac{V_{g,\max}^2}{V_{\text{in}}} \cdot \sin^2(\omega t) - 12V_{\text{in}}\right).$$
(28)

By placing (24) in (27) and simplifying it, (28) can be obtained. At the unity power factor, the maximum voltage ripple of the output filter capacitor occurs at $\omega t = \pi/2$. Therefore, the value of C_f for the maximum voltage ripple is calculated as follows:

$$C_{f} = \frac{1}{8\Delta V_{Cf,\max} \cdot L_{f} \cdot f_{s}^{2}} \left(7V_{g,\max} - \frac{V_{g,\max}^{2}}{V_{\text{in}}} - 12V_{\text{in}} \right).$$
(29)

B. Calculation of Capacitors C_1 , C_2 , and C_3

The value of capacitors C_1 , C_2 , and C_3 will be different in the multilevel and the three-level operating modes. In the multilevel operating mode, since the charging and discharging currents of capacitors C_1, C_2 , and C_3 have a fraction of the fundamental frequency, more capacitance is needed to have the allowable voltage ripple value in the capacitors. In the three-level operating mode, since the charging and discharging current of the capacitors occur at the switching frequency, high capacitance is not needed to achieve the allowable voltage ripple in the capacitors. To calculate the value of the capacitors in the multilevel mode, the longest discharge time can be used, which is shown in Fig. 4. Therefore, the capacitance values of capacitors C_1 , C_2 , and C_3 are calculated by the following relations:

217)

$$\left(7V_{\max} - \frac{v_{\max}}{V_{in}} - 12V_{in}\right). \quad (25) \qquad C_1 = \frac{2T_{out}\left(v_{\max} - 5v_{in}\right)}{\Delta V_{C1,\max} \cdot f_s \cdot V_{in} \cdot V_{\max}} \tag{30}$$

Authorized licensed use limited to: San Diego State University. Downloaded on April 18,2025 at 16:32:26 UTC from IEEE Xplore. Restrictions apply.

$$C_{2} = \frac{\int_{\omega t_{3}}^{\pi - \omega t_{3}} i_{C2} d(\omega t)}{\Delta V_{C2,\max}} = \frac{4P_{\text{out}} \cdot \cos\left(\sin^{-1}\left(\frac{3V_{\text{in}}}{V_{\max}}\right)\right)}{\Delta V_{C2,\max} \cdot V_{\max}} \quad (31)$$

$$C_{3} = \frac{\int_{\pi + \omega t_{1}}^{2\pi - \omega t_{1}} i_{C3} d(\omega t)}{\Delta V_{C3,\max}} = \frac{4P_{\text{out}} \cdot \cos\left(\sin^{-1}\left(\frac{V_{\text{in}}}{V_{\max}}\right)\right)}{\Delta V_{C3,\max} \cdot V_{\max}}.$$

$$(32)$$

In (30), (31), and (32), the parameters $\Delta V_{C1,\max}$, $\Delta V_{C2,\max}$, $\Delta V_{C3,\max}$, and P_{out} are the maximum voltage ripple of capacitors C_1 , C_2 , C_3 , and the injected power to the grid, respectively. The value of the capacitors in the three-level operating mode is calculated as follows:

$$C_1 = C_2 = C_3 = \frac{2P_{\text{out}}}{3V_{\text{in}} \cdot \Delta V_{C,\text{max}} \cdot f_s}.$$
(33)

Double-line frequency power ripple is one of the characteristics of single-phase systems. If the input voltage source is a battery or a constant voltage source, then there is no need to remove this power ripple from the input source, but if the input voltage source is a PV, then the power ripple should be removed from the input source. For this purpose, two active and passive methods are used. In the passive method, a parallel capacitor is used with the input voltage source, which is calculated by the following equation:

$$C_{\rm in} = \frac{P_{\rm in}}{2\pi \cdot f_{\rm grid} \cdot V_{\rm in} \cdot \Delta V_{C,\rm in}} = \frac{P_{\rm out}}{2\pi \cdot f_{\rm grid} \cdot V_{\rm in} \cdot \Delta V_{C,\rm in} \cdot \eta}.$$
(34)

An advantage of SC converters is that they require no additional controller to balance the voltage of the capacitors. However, the disadvantage of these converters is the spike charging current of the capacitors. The spike charging current increases the current stress of the switches. It is possible to reduce the voltage ripple of the capacitors by choosing the right value of the capacitors and thereby reduce the spike of the capacitor charging current and the current stress of the switches. It is also possible to reduce the level of electromagnetic interference (EMI) in the converter by proper PCB design for the power board. However, this issue was addressed during PCB design where all switching cells were carefully designed.

As a result, spreading of the electromagnetic field was minimized. In fact, it is one of the reasons of our good results related to good efficiency. Another way to reduce the spike charging current in SC converters is to use a low value inductor in the charging path of the capacitors. The location of these inductors in the proposed converter is shown in Fig. 5. This technique is described in [36]. In Fig. 5, the charging current of each of the capacitors C_1, C_2 , and C_3 passes through the inductors L_{C1}, L_{C2} , and L_{C3} , and thus, the spike charging current of the capacitors is limited. Considering that the inductors L_{C1} and L_{C2} are placed in series with the switches S_2 and S_5 , to ensure that there is a current path for these inductors when the switches S_2 and S_5 are turned OFF, the diodes D_{C1} and D_{C2} are paralleled with the inductors L_{C1} and L_{C2} . But a parallel diode is not necessary for the inductor L_{C3} because this inductor is in series with the diode D_2 and can form its path through the capacitor C_3 and the internal diode of the switch S_9 .



Fig. 5. Proposed converter with capacitive charging current spike limiting strategy.



Fig. 6. Simplified block diagram of the applied control system, $D_{buck} = \frac{V_{Load}}{V_{in}}$, $D_{boost1} = \frac{V_{Load}}{2V_{in}}$, $D_{boost2} = \frac{V_{Load}}{3V_{in}}$.

It is important to mention that the experimental results in this study were obtained without the presence of inductors L_{C1} , L_{C2} , and L_{C3} and diodes D_{C1} and D_{C2} . Appropriate and accurate design of the power board has made it possible to obtain experimental results from the proposed converter in the dc–dc mode up to 7 kW and in the dc–ac mode up to 3.78 kW, without EMI being able to disrupt the operation of the microcontroller and its reset. Also, the proposed converter showed high efficiency, which was directly measured by the power analyzer.

VI. CONTROL SYSTEM DESCRIPTION

Fig. 6 illustrates the block diagram of the control strategy for the proposed converter. The study considers various control modes. Prior to connecting the grid-side slid-state circuit breaker (SSCB), the control system identifies the type of the grid available. In the case of an ac grid, the phase-locked loop (PLL) ensures synchronization. Once the voltage zero crossing is detected, the SSCB is connected to the grid, and the ac grid-connected algorithm becomes operational. If the PLL fails to detect the ac grid, the control system checks the dc voltage.

If the dc grid is detected, the output capacitor is precharged to the same voltage level, and SSCB switches ON with the appropriate dc current control mode. The control system can employ various methods for the grid current controller, whether for dc or ac grids. No additional computational resources are needed, as only one strategy (dc or ac) is used at any given time. The control system is capable of injecting dc and ac harmonics, which are utilized to detect islanding operation. When islanding is detected, the converter halts and restarts only after receiving the corresponding external permission for the grid-forming operation. For solar applications, the maximum power point tracking (MPPT) block is essential to adjust the reference grid current (I_q*) based on the observed operation point on the PV array. The approach for solar converters is similar. In battery applications, the MPPT block is replaced by reference current generation, considering measured voltage $(V_{\rm in})$ and current $(I_{\rm in})$. In the case of ac grid connection, the ac reference grid current (i_g*) is derived by multiplying the reference current (I_q*) with a sinusoidal signal from the PLL block. The reference $i_q *$ waveform is synchronized with the fundamental component from the voltage at the PCC (V_q) using scalable factors. The difference between the reference $i_q *$ and the real grid current (i_a) is then provided to the current control block. The current controller produces a reference voltage $(V_{\text{MOD}}*)$ to be applied across the output capacitor (C_f) . The intermediate calculation block utilizes the measured input voltage to determine the corresponding duty cycles required for realizing this voltage. These values are then fed to the pulsewidth modulation (PWM) block. The MPPT and PLL blocks are not discussed in detail here. It can be concluded from the literature review that a conventional second order generalized integrator regulator is one the best options for PLL [31]. Similarly, the most common methods for the realization of MPPT are the perturb and observe (P&O) or incremental conductance (IC). Some of the studies utilize modifications of the P&O or IC MPPT methods [32], [33], [34], [35]. Various options exist for implementing the grid current control. In this case, the proportional-resonant and repetitive (PRR) controller is used for the ac mode, while the PI controller is employed for the dc mode. Detailed tuning of the PRR controller is described in papers [28], [29], and [30]. A proportional component eliminates possible injection of the dc current into the grid. Additionally, alternative nonlinear methods like model predictive control could be considered, as they have been found to be feasible for industrial implementation and suitable for achieving desired output currents in the discussed solutions.

In common-grounded converters, due to the direct connection of the negative terminal of the input dc source and the neutral terminal of the ac grid, in the positive half-cycle, the injected power to the output or ac grid is supplied directly from the input source. However in the negative half-cycle, the injected power to the output or ac grid is supplied by the energy stored in the capacitor or the inductor (in this proposed converter, it is provided by the capacitor). Therefore, it can have some dc-offset in the output current, which is not a problem specific to the converter proposed here, and all common-grounded converters have this problem.

However, if the converter is controlled by the close-loop control system, the dc-offset value can be greatly reduced and brought close to zero. It is also important to mention that common-grounded converters eliminate the leakage current caused by the dissipation capacitors of the solar panels. Here, in order to show the dc-offset of the proposed converter and its elimination by the control system, a simulation was conducted. In this simulation, the input voltage is 400 V dc, the output



Fig. 7. FFT analysis of the output current under open-loop control condition.



Fig. 8. FFT analysis of the output current under close-loop control condition.

voltage is 230 V rms, the switching frequency is 32 kHz, the value of capacitors C_1 , C_2 , and C_3 is equal to 22 μ F, the value of the output filter inductor is equal to 0.45 mH, and the value of the output filter capacitor is equal to 1 μ F. The simulation was done in two open-loop and close-loop scenarios; the fast fourier transform (FFT)-analysis of the output current is shown for both scenarios.

Fig. 7 shows the FFT analysis of the output current in the open-loop control mode. In this figure, the output power is about 1 kW and the total harmonic distortion (THD) of the output current is 3.4%. Also, the dc-offset value of the output current is about 11 mA. In Fig. 8, the FFT analysis of the output current is shown in the output power of 1 kW and in the close-loop control mode. The THD value of the output current is equal to 0.13% and the dc-offset value is around 0.27 mA, which is a very low value. Therefore, it is concluded that the control system used in this converter has very well addressed the dc-offset problem.

VII. COMPARATIVE STUDY

In this part, the performance of the proposed converter is compared with several other converters in order to demonstrate the advantages and disadvantages of the proposed design. As the converters to be compared are designed on different power levels and conditions and with different power electronic devices and facilities, they cannot be compared based on the information reported in previous research. Since the converter proposed in this paper can produce both ac and dc voltage in its output,

 TABLE III

 Values of the Passive Components in the Compared Converters

Topologies	Values of passive components
JESTPE-[13]	$L_1=0.78$ mH, $L_f=0.1$ mH, $C_f=3.3$ μ F
TIE-[14]	<i>L</i> ₁ =0.78mH, <i>L</i> ₂ =0.78mH, <i>L</i> ₁ =0.1mH, <i>C</i> ₂ =10µF, <i>C</i> ₁ =3.3µF
JESTIE-[18]	<i>L</i> ₁ =1.25mH, <i>L</i> _f =2.05mH, C=6µF, <i>C</i> _f = 3.3µF
TIE-[15]	$L_m = 0.74 \text{mH}, L_f = 0.1 \text{mH}, C_f = 3.3 \mu \text{F}$
TEC-[22]	<i>L</i> _{<i>f</i>} =1mH, <i>C</i> _{<i>f</i>} =22µF, <i>C</i> ₂ =22µF, <i>C</i> ₃ =100µF, <i>C</i> _{<i>f</i>} =3.3µF
TPEL-[23]	$L_{f} = 0.77 \text{mH}, C_{f} = 4000 \mu\text{F}, C_{2} = 30 \mu\text{F}, C_{f} = 3.3 \mu\text{F}$
TPEL-[24]	$L_{f}=0.75$ mH, $C_{I}=2000\mu$ F, $C_{2}=2000\mu$ F, $C_{f}=3.3\mu$ F
RPG-[25]	$L_{f}=0.9$ mH, $C_{I}=1500$ µF, $C_{2}=100$ µF, $C_{3}=350$ µF, $C_{f}=3.3$ µF

the converters used for our comparison are able to produce ac and dc voltage in their output. For a fair comparison, the compared converters were simulated in the same conditions using MATLAB/Simulink. The converters compared are described in papers [13], [14], [15], [18], and papers [22], [23], [24], [25]. Data for the simulation are as follows: 1 kW output power, 200 V input voltage, 230 Vrms output voltage, and 30 kHz switching frequency. The internal resistance of all switches and diodes is 50 m Ω , and the internal voltage drop of the diodes is 0.7 V. By choosing 1 mH for the output filter of the proposed converter, its current ripple is about 31%. By choosing 22 μ F for each of the capacitors C_1 , C_2 , and C_3 , their voltage ripple value is around 4.2%. By considering the same current ripple for the inductors and the same voltage ripple for the capacitors of other converters, the values of the passive components were obtained, which are given in Table III.

In all the compared converters as well as in the proposed converter, the value of the output filter capacitor was chosen equal to 3.3 μ F. The value of internal resistance for 1 mH inductor was considered equal to 0.2 Ω .

To match the internal resistance of all inductors, the following formula was used:

$$\frac{R_{\rm new}}{R_{\rm old}} = \sqrt{\frac{L_{\rm new}}{L_{\rm old}}}.$$
(35)

In order to evaluate the volume of energy storage elements, the value of stored energy in them can be calculated. Equations (36) and (37) show the total stored energy inside the inductors and capacitors of the converters. In these formulas, the capacitor and the inductor in the output filter are also considered

$$\operatorname{Vol}_{L} \cong W_{L} = 0.5 \times \sum_{i=1}^{N_{L}} L_{i} \cdot I_{L,\max}^{2}$$
(36)

$$\operatorname{Vol}_{C} \cong W_{C} = 0.5 \times \sum_{i=1}^{N_{C}} C_{i} \cdot V_{C,\max}^{2}.$$
(37)

In the above, N_L and N_C are the number of capacitors and inductors in the converter, and $I_{L \max}$ and $V_{C \max}$ are the maximum current of the inductors and the maximum voltage of the capacitors.

To calculate the total standing voltage (TSV), (38) was used, and this parameter is based on the input voltage

$$TSV = \frac{\sum_{i=0}^{N_D + N_S} V_i}{V_{\text{in}}}.$$
(38)

In (38), N_D and N_S are the number of switches and diodes. Table IV shows the comparison between the proposed converter and other converters. W_L and W_C denote the total stored energy inside the inductors and capacitors of the converters.

TSV shows the total standing voltage in the switches and diodes, which is based on the input voltage. The parameter of the boosting factor shows the voltage gain of the converters and finally, $P_{\rm CON}$ gives the total conduction losses of the converters and MSV indicates the maximum switching voltage of the converters. The topologies in [13], [14], and [15] are based on flying inductors and the topology in [18] is based on flying capacitor technologies. In the topologies of papers [13], [14], and [15], the process of power transfer from the input source to the grid or the output load is monitored by charging and discharging the inductor. Although converters in [13] and [14] have fewer switches than the proposed converter, the conduction losses in these converters are higher than in the proposed converter. Also, even though these converters have lower total capacitor stored energy and TSV than the proposed converter, the value of stored energy inside the inductors of the converters in [13] and [14] is much higher than that of the proposed converter. The converter in [18] has less losses and fewer switches than the proposed converter, and the value of stored energy in the capacitor is half of that of the proposed converter, but the value of stored energy in the inductor of the converter in [18] is much higher than that of the proposed converter. It is important to mention that another part of inductor losses is related to core losses, which are not considered here. The presence of core losses brings about an increase in the converter losses in [18]. In terms of TSV, both converters are almost the same, so that the TSV of the proposed converter is slightly higher than that of the converter in [18]. The value of the capacitor stored energy of the converter in [15] is lower compared to the proposed converter. This converter does not have a diode; instead, the conduction losses and the TSV of that converter are higher than those of the proposed converter. The value of stored energy in the inductor in this converter is much higher than that of the proposed converter. Finally, this converter has fewer diodes and one more switch than the proposed converter. The topologies in [22], [23], [24], [25] are based on the SC technology and power is transferred from the input source to the output side by the capacitors.

The topologies in [22], [24], and [25] have fewer switches than the proposed converter; in converters [23] and [25], the value of the stored energy in the inductor is lower than that of the proposed converter. However, these converters have higher conduction losses, the voltage gain is lower, and the TSV is higher than that of the proposed converter. Also, in these converters, the stored energy in the capacitors is higher than that of the proposed converter. Finally, the converter in [23] has no diode and a lower TSV than the proposed converter. It also has about 1 W less conduction losses and about 4.9 mJ lower inductor stored energy than the proposed converter. Instead, the proposed converter has twice the voltage gain compared to the converter in [23] and the capacitor stored energy in the converter in [23] is much higher than in the suggested converter. Fig. 9 shows a bar graph to compare the proposed converter with other converters and provide a better understanding of its advantages

Topologies	Ns	ND	N _C	NL	WL	$W_{C}(J)$	TSV	Boosting	Vin	Vout	Pout	P_{CON}	MSV	Reported
					(mJ)		(p.u.)	factor		rms	(kW)	(W)		Efficiency
JESTPE-[13]	8	-	1	2	111.7	0.1743	13.4	d/(1-d)	200V	230V	1	41	V _{in} +V _{out}	97.5%@0.8kW
TIE-[14]	6	-	2	3	148.8	0.7024	11.13	d/(1-d)	200V	230V	1	30	V _{in} +V _{out}	97.6%@0.8kW
JESTIE-[18]	6	-	2	2	106.2	1.17	13.85	d/(1-d)	200V	230V	1	22	V _{in} +V _{out}	97.8%@1.5kW
TIE-[15]	10	-	1	2	106.3	0.1743	14.375	d/(1-d)	200V	230V	1	46	V _{in} +V _{out}	94.2%@0.3kW
TEC- [22]	6	3	4	1	18.9	10.2	18	2	200V	230V	1	32	2V _{out}	97.9%@0.5kW
TPEL- [23]	9	-	3	1	14.6	80.6	11	2	200V	230V	1	25	V _{out}	97.2%@0.6kW
TPEL- [24]	7	2	3	1	14.2	164	17	2	200V	230V	1	35	$2V_{out}$	98.1%@0.6kW
RPG- [25]	6	3	4	1	17	66	19	2	200V	230V	1	29	2V _{out}	97.5%@0.7kW
Proposed	9	3	4	1	18.9	2.81	14	4	200V	230V	1	26	Vout	98%@1.3kW

٦

 TABLE IV

 COMPARISON TABLE BETWEEN PROPOSED CONVERTER AND OTHER CONVERTERS



Fig. 9. Comparison of the proposed converter and other converters.

and disadvantages. The information in this chart is extracted from Table IV.

The number of capacitors (N_C) and inductors (N_L) in each converter has been added to the comparison table. Although the proposed converter has four capacitors (taking into account the output filter capacitor for all converters), the total amount of energy stored in the capacitors is lower than in all the SC converters [22], [23], [24], [25], which is the reason of the low capacity of the capacitors in the proposed converter. The capacity of the capacitors used for each converter in the comparison section is given in Table III. The converters in Table IV are completely made in different conditions with different output power. In paper [15], the output power is 0.3 kW, in papers [22], [24], [25], the power is around 0.7 kW and without PCB, made on ready boards, while the proposed converter is made for 4 kW/7kW power, and the PCB is designed for it. Therefore, it is not possible to compare the converters in Table IV in terms of cost of materials and overall size. Even in the case of the same power level, it is very difficult to provide fair cost analysis as it depends on the supply chain and logistics. In the following, the volume of the proposed converter and its power density are calculated. Also, the reported efficiency of each of the converter is given in Table IV. In order to calculate the power density of the proposed converter, it is necessary to calculate the volume of the energy storage elements as well as the volume of the heatsink:

Volume_Heatsink =
$$L \times W \times H = 240 \times 200 \times 40$$

$$= 1924 \text{ cm}^3$$
 (39)

Volume_
$$L_f = 9.4 \times 8.1 \times 2.8 = 213.19 \text{ cm}^2$$
 (40)



Fig. 10. (a) Power board of the experimental setup. (b) Control board of the experimental setup.

Volume_
$$C_{1,2,3} = 3 \times (4.1 \times 2.2 \times 3.6) = 97.41 \text{ cm}^3$$
(41)

Volume_
$$C_f = 3.15 \times 1.5 \times 2.45 = 11.57 \text{ cm}^3$$
. (42)

The total volume of the converter is calculated from the following equation:

Total_Volume =
$$1924 + 213.19 + 97.41 + 11.57$$

= 2246.17 cm^3 . (43)

Finally, the power density of the prototype is calculated as follows:

Power Density =
$$\frac{P_{\text{out}}}{\text{Total_Volume}} = \frac{7000}{2246.17}$$

= 3.116 W/cm³. (44)

VIII. EXPERIMENTAL RESULTS

In this section, several experimental results are presented to validate the performance of the proposed inverter. To control and generate PWM pulses for the switches, the TMS320F28379D series microcontroller from Texas Instrument was used. All the voltage and current sensors, the isolator between the micro-controller and the gate drivers, as well as the MCU unit are placed in one board. Fig. 10 shows the designed experimental setup. In order to feed the power circuit, a programmable dc

Authorized licensed use limited to: San Diego State University. Downloaded on April 18,2025 at 16:32:26 UTC from IEEE Xplore. Restrictions apply.

(20)



Fig. 11. (a) Nine-level output voltage of the inverter, load voltage and current, and input current in the output power at 0.65 kW and 100 V input voltage. (b) Voltage across capacitors C_1 , C_2 , C_3 along with the load current. (c) Seven-level output voltage along with the load voltage and current at 0.8 kW and input voltage of 135 V.

TABLE V PARAMETERS OF THE PROPOSED UNIVERSAL CONVERTER

Parameters	Value					
Output voltage in dc-	230 V rms/ 350 V dc					
ac/dc-dc						
Output power	3.78 kW(dc-ac)/ 7 kW(dc-dc)					
Switching frequency	32 kHz					
Output filter inductor L_f	0.45 mH					
Output filter capacitor	3.3 µF					
Power switches	C3M0030090K					
Capacitor C1	0.56 mF in multi-level, 22 μ F in three-level					
Capacitor C2	1.12 mF in multi-level, 22 μ F in three-level					
Capacitor C3	1.36 mF in multi-level, 22 μ F in three-level					
Gate driver power	MGJ2D121505SC					
supply						
Gate drivers	ACPL-H342					

power supply Chroma 62150H-1000s was used. For efficiency measurements of the proposed inverter in different conditions, a YOKOGAWA-WT1806E power analyzer was applied. A Tektronix MDO4034B-3 oscilloscope was employed to measure and display the required results. All the switches, gate drivers, gate driver power supply, output filter, and the value of the capacitors are shown in Table V. Instead of conventional diodes, active diodes are used. The output of the inverter uses an LC filter instead of an L filter. Fig. 11(a) shows the nine-level inverter output voltage, load voltage, load current, and input current. In this figure, the input voltage value is equal to 100 V, and the peak output voltage equals 400 V. Therefore, this proposed topology produces four times higher voltage gain. The peak voltage of the load is equal to 325 V and the peak current of the load equals 4 A, so the power is 0.65 kW. Fig. 11(b) shows the voltage of each of the capacitors C_1 , C_2 , and C_3 . According to this figure, the capacitor C_1 is charged as much as the input voltage, the capacitor C_2 is charged twice the input voltage, and the capacitor C_3 is charged four times the input voltage.

As the proposed converter is SC-based, there is no need for an additional controller to control the voltage of the capacitors. In addition, along with the voltage of the capacitors, this figure shows the output current. Fig. 11(c) illustrates the performance of the proposed converter in the seven-level mode where the output voltage of the inverter, the load voltage along with the load current are shown. The input voltage is equal to 135 V, and the output power equals 0.8 kW.

Fig. 12(a) shows the performance of the proposed inverter in the three-level working mode. Since the frequency of charge and discharge of capacitors C_1 , C_2 , and C_3 is equal to the switching frequency, it results in a low value of the capacitor. In this figure, the output voltage of the inverter, the voltage and current of the load, as well as the input current are provided. The input voltage is 400 V, and the output power is 3.78 kW. It should be noted that at 3.78 kW, the value of each of the capacitors is equal to $22 \,\mu\text{F}$. Fig. 12(b) shows the voltage and current of the load along with the input voltage and current of the inverter. In this figure, the input voltage is equal to 400 V, and the output power equals 3.78 kW. Fig. 12(c) shows the performance of the proposed inverter in the condition of a step change in the output load. In this figure, the output load has been changed from 1.8 kW to 3.6 kW, and it can be seen that the performance of the inverter is stable under step change conditions. In Fig. 12(c), the input voltage is equal to 400 V. Fig. 13(a) and (b) shows the performance of the proposed converter at other input voltages. These two figures show the load voltage and current along with the input voltage and current. In Fig. 13(a), the input voltage is equal to 200 V, and the output power equals 2 kW. Furthermore, in this working mode, only capacitors C_1 and C_3 are in the path of the current and output power, the capacitor C_2 is disconnected, and the voltage gain is equal to two.

In Fig. 13(b), the input voltage is equal to 135 V and the output power equals 1.13 kW. The voltage gain in this working mode is equal to three and all the capacitors are in the output power path. Since the converter in this study is proposed for dc–ac and dc–dc applications, it is necessary to show its performance in the dc–dc mode. For this purpose, Fig. 13(c) demonstrates the correct operation of the converter in the dc–dc working mode. In this figure, the input voltage and the current of the converter are shown along with the output voltage and the current of the output inductor. The input voltage is 500 V and the output voltage is 350 V. Since the output current is equal to the average value of the output filter inductor current, it can be concluded from Fig. 13(c) that the output load current is equal to 20 A. DC output current with an average value of 20 A and output voltage of 350 V results in an output power of 7 kW. Therefore, the power in Fig. 13(c)



Fig. 12. (a) Output voltage of the inverter, load voltage and current, and input current at 3.78 kW and 400 V input voltage. (b) Load voltage and current, and input voltage and current at 3.78 kW and input voltage of 400 V. (c) Load voltage and current, and input voltage and current in the step-change condition from 1.8 kW to 3.6 kW.



Fig. 13. Load voltage and current, and the input voltage and current. (a) At 2 kW and with the input voltage of 200 V. (b) At 1.13 kW and the input voltage of 135 V. (c) DC–DC operation mode: output inductor current and load voltage, and input current and input voltage at 7 kW and the input voltage of 500 V.



Fig. 14. DC–DC operation modes, input voltage and load voltage. (a) Input current and output inductor current with the input voltage of 200 V, the load voltage of 350 V and the output power of 2.49 kW. (b) Output voltage V_{out} before the *LC* filter, and output inductor current, with the input voltage of 200 V, the load voltage of 350 V, and the output power of 1.75 kW. (c) Input current and load current with the input voltage of 150 V, the output voltage of 350 V, and the output power of 0.9 kW.

is equal to 7 kW. Fig. 14(a) shows the experimental result in the dc–dc condition with 200 V input voltage, 350 V output load voltage, and 2.49 kW output power. In this figure, the input voltage and current are shown along with the load voltage and output inductor current. The average value of the output inductor current is around 7.1 A. As a result, for the load voltage of 350 V, the output power is 2.49 kW. Fig. 14(b) shows the output voltage V_{out} before the *LC* filter. In this figure, the input voltage, load voltage, output voltage V_{out} , and output inductor current I_{Lf} are shown. The average output current equals 5 A, and at the load voltage of 350 V, the output power value equals 1.75 kW. To better illustrate the boosting capability of the proposed converter in dc–dc mode, Fig. 14(c) is provided, showing an input voltage of 150 V, an output voltage of 350 V, and an output power of 0.9 kW.

Therefore, it can be concluded from Fig. 14 that the proposed converter, in addition to the dc–ac operating mode, also has the ability to increase the voltage in the dc–dc operating mode. In order to show the ability of the proposed converter to control and support the reactive power, the experimental result is given



Fig. 15. (a) Non-unity power factor mode: load voltage and current, output voltage and input voltage at the output power of 1.71 kVA, the power factor of 0.267 leading, and at the input voltage of 400 V. The input voltage and current, and the load voltage and current at the output power of 2.2 kW: (b) During the transition at the input voltage from 200 to 350 V. (c) During the transition at the input voltage from 350 to 200 V.



Fig. 16. Zoomed mode of Fig. 15(b) during the transition in the input voltage and at the output power of 2.2 kW: (a) Input voltage is lower than the peak value of the load voltage. (b) Input voltage is equal to the peak value of the load voltage. (c) Input voltage is higher than the peak value of the load voltage.

in the leading power factor mode, which can be created by the RC load at the output of the inverter. Fig. 15(a) shows the input voltage, the output load voltage and current, and the voltage of the inverter. In this figure, the input voltage is 400 V, the apparent power is 1.71 kVA, the active power is 0.46 kW, and the reactive power is 1.65 kVAR. The output leading power factor is equal to 0.267. For this value of the power factor, the phase difference between the output load voltage and the current is equal to 74.47°. This value of the output power factor means that the proposed converter is able to control the reactive power at lower power factors.

Fig. 15(b) demonstrates the performance of the proposed converter for changes in the input dc voltage. In this figure, the input voltage and current, as well as the load voltage and current are shown. In order to demonstrate the stability of the proposed converter, changes were applied to the input voltage, which increased from 200 to 350 V. In Fig. 15(b), despite the changes in the input voltage, the load voltage and current are kept constant by the control system. Therefore, in the process of changing the input voltage, the output load power is constant and is equal to 2.2 kW. The constant of the output power has caused the input current to decrease when the input voltage increases. In the case of a grid-connected solar system, the behavior will be different, but these tests show the ability of performance with changing input voltage. In Fig. 15(c), the input voltage changes from 350 to 200 V, while the output voltage, current

and output power remain constant, and the converter maintains its stability. Fig. 16 shows the zoomed state of Fig. 15(b) at three different points. In Fig. 16(a), the input voltage is lower than the peak value of the load voltage; in Fig. 16(b), the input voltage is equal to the peak value of the output load voltage, and in Fig. 16(c), the input voltage is higher than the peak of the output load voltage. According to these figures, despite the changes in the input voltage, the voltage and current of the output load are constant, which indicates proper operation of the control system and stability of the converter. Fig. 17(a) shows the result of the proposed converter in the dc-ac mode and when the converter is connected to a single-phase grid with the voltage of 230 Vrms and frequency of 50 Hz. This figure shows the input voltage, grid voltage and injected current into the grid, and output voltage of the inverter. The value of the input voltage is equal to 400 V and the injected power to the grid is 2.53 kW. According to Fig. 17(a), the output voltage of the inverter is well synchronized with the grid, and the proposed converter works in gridconnected or grid-following conditions. The THD of the output current in both grid-connected and local load conditions was measured by Tektronix MDO4034B-3 oscilloscope. Fig. 17(b) shows the THD of the output current of the proposed converter in the grid-connected mode. According to this figure, the THD of the injected current to the grid is around 5.62%. This value is acceptable for inverters connected to the grid. Also, in Fig. 17(c), the THD of the load current is shown. According to this figure,



Fig. 17. DC–AC mode in the grid-connected condition: input voltage, grid voltage and current, and output voltage. (a) With the input voltage of 400 V, the grid voltage of 230 Vrms, and the output power of 2.53 kW. (b) Grid injected current with the THD of 5.62% and the output power of 2.53 kW. (c) THD of the output load current in the local load conditions, with the input voltage of 400 V, the output power of 2.99 kW, and the THD of 1.19% for load current.



Fig. 18. Experimental efficiencies in DC-AC modes: (a) With the input voltage of 400 V. (b) With the input voltage of 200 V. (c) With the input voltage of 135 V. (d) Experimental efficiency in DC-DC mode with the input voltage of 200 and 400 V.

the THD of the output current in the load condition is around 1.19%. The output ac current with a THD value of about 1.19% is a current with good quality for the output loads of the converter. In Fig. 18, the proposed converter is investigated in terms of experimental efficiency, and the practical efficiency at different operating points is given. It is important to mention that all the data in Fig. 18 were measured directly by the power analyzer. In Fig. 18(a)-(c), the proposed converter is in the dc-ac working mode. The input voltage in Fig. 18(a)–(c) is 400, 200, and 135 V, respectively. According to these figures, the maximum efficiency is 98% at 400 V, 97% at 200 V, and 96% at 135 V input voltage. Also, experimental efficiency in the dc-dc working mode is presented in Fig. 18(d). In this figure, two efficiency curves are given for the input voltages of 200 and 400 V. Fig. 18(d) shows that the maximum efficiency is 97.5% for the 200 V input voltage and 99% for the 400 V input voltage.

IX. CONCLUSION

In this paper, a new power electronic interface based on SC was presented. The proposed converter is common grounded, which eliminates the leakage current in photovoltaic systems and increases the safety of the system. The ability to boost four times the input voltage makes the proposed converter capable of supplying the loads at input voltages lower than the peak value of the output voltage without the need of an additional boost converter. An explanation of the operating modes as well as the design of the values of the passive components were provided.

A comparison was made between the proposed converter and other converters in order to evaluate the pros and cons of the proposed converter. The experimental efficiency curves were shown for different input voltages and in two states, dc-dc and dc-ac, with all these curves directly extracted from the power analyzer. Finally, to show the accurate operation of the proposed converter, experimental results were presented in the dc-ac and the dc-dc working modes and at power levels of 3.78 kW and 7 kW, which is not typical for SC solutions. In turn, it demonstrates the feasibility of such approaches for industrial applications. Due to the minor presence of magnetic materials and corresponding conduction losses, a very flat efficiency curve can be achieved. To increase the lifespan of SC converters and to use them at higher power levels, it is recommended to use a converter in which the capacitors can be charged and discharged at the switching frequency. In this way, low-value capacitors can be used, with film capacitors being a suitable option for this purpose.

IX. REFERENCES

- J. Nan, W. Yao, and J. Wen, "Energy storage-based control of multiterminal DC grid to eliminate the fluctuations of renewable energy," *J. Eng.*, vol. 16, no. 3, pp. 991–995, 2019.
- [2] L. Zhang, K. Sun, Y. Xing, L. Feng, and H. Ge, "A modular grid connected photovoltaic generation system based on DC bus," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 523–531, Feb. 2011.
- [3] P. Bauer, "Roadmap for DC," in *Proc. 22nd Eur. Conf. Power Electron. Appl.*, 2020, pp. P.1–P.2, doi: 10.23919/ EPE20ECCEEurope43536.2020.9215749.

- [4] S. Rivera, R. Lizana, S. Kouro, T. Dragičević, and B. Wu, "Bipolar DC power conversion: State-of-the-art and emerging technologies," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1192–1204, Apr. 2021.
- [5] A. Sannino, G. Postiglione, and M. H. J. Bollen, "Feasibility of a DC network for commercial facilities," *IEEE Trans. Ind. Appl.*, vol. 39, no. 5, pp. 1499–1507, Sep./Oct. 2003.
- [6] D. Boroyevich, I. Cvetkovic, D. Dong, R. Burgos, F. Wang, and F. Lee, "Future electronic power distribution systems a contemplative view," in *Proc. 12th Int. Conf. Optim. Elect. Electron. Equip.*, 2010, pp. 1369–1380.
- [7] [Online]. Available: https://dc-foundation-netherlands.org/wpcontent/uploads/2019/05/3.5-GG-DC-congres-15-6-2018-presentatie-Joost-de-Koning-V1.pdf
- [8] O. Husev, O. Matiushkin, D. Vinnikov, C. Roncero-Clemente, and S. Kouro, "Novel concept of solar converter with universal applicability for DC and AC microgrids," *IEEE Trans. Ind. Electron.*, vol. 69, no. 5, pp. 4329–4341, May 2022.
- [9] O. Husev, D. Vinnikov, S. Kouro, F. Blaabjerg, and C. Roncero-Clemente, "Dual-purpose converters for DC or AC grid as energy transition solution: Perspectives and challenges," *IEEE Ind. Electron. Mag.*, vol. 18, no. 1, pp. 46–57, Mar. 2024, doi: 10.1109/MIE.2022.3230219.
- [10] D. Salomonsson, L. Soder, and A. Sannino, "Protection of low-voltage DC microgrids," *IEEE Trans. Power Del.*, vol. 24, no. 3, pp. 1045–1053, Jul. 2009.
- [11] D. Paul, "DC traction power system grounding," *IEEE Trans. Ind. Appl.*, vol. 38, no. 3, pp. 818–824, May/Jun. 2002.
- [12] IEEE Recommended Practice for the Design of DC Auxiliary Power Systems for Generating Stations, IEEE Std. 946-2004, Feb. 1993, doi: 10.1109/IEEESTD.1993.114465.
- [13] N. V. Kurdkandi, O. Husev, O. Matiushkin, D. Vinnikov, Y. P. Siwakoti, and S. S. Lee, "Novel Family of flying inductor-based single-stage buck-Boost inverters," *IEEE J. Emerg. Sel. Topics. Power. Electron.*, vol. 10, no. 5, pp. 6020–6032, Oct. 2022.
- [14] O. Husev, N. V. Kurdkandi, M. G. Marangalu, D. Vinnikov, and S. H. Hosseini, "A new single-phase flying inductor-based common grounded converter for dual-purpose application," *IEEE Trans. Ind. Electron.*, vol. 70, no. 8, pp. 7913–7923, Aug. 2023.
- [15] M. T. Azary, M. Sabahi, E. Babaei, and F. A. Aghdam Meinagh, "Modified single-phase single-stage grid-tied flying inductor inverter with MPPT and suppressed leakage current," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 221–231, Jan. 2018.
- [16] O. Matiushkin, O. Husev, J. Rodriguez, H. Young, and I. Roasto, "Feasibility study of model predictive control for grid-connected twisted buck-boost inverter," *IEEE Trans. Ind. Electron.*, vol. 69, no. 3, pp. 2488–2499, Mar. 2022.
- [17] N. V. Kurdkandi, O. Husev, S. Rahimpour, C. Roncero-Clemente, O. Matiushkin, and D. Vinnikov, "A novel flying inductor based grid-connected inverter with buck-boost ability," in *Proc.48th Annu. Conf. IEEE Ind. Electron. Soc.*, 2022, pp. 1–6.
- [18] T. H. Shahsavar et al., "A new flying capacitor-based buck–Boost converter for dual-purpose applications," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 4, no. 2, pp. 447–459, Apr. 2023.
- [19] Y. P. Siwakoti and F. Blaabjerg, "Common-ground-type transformerless inverters for single-phase solar photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2100–2111, Mar. 2018.
- [20] J. F. Ardashir, M. Sabahi, S. H. Hosseini, F. Blaabjerg, E. Babaei, and G. B. Gharehpetian, "A single-phase transformerless inverter with charge pump circuit concept for grid-tied PV applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5403–5415, Jul. 2017, doi: 10.1109/TIE.2016. 2645162.
- [21] Y. Gu, W. Li, Y. Zhao, B. Yang, C. Li, and X. He, "Transformerless inverter with virtual DC bus concept for cost-effective grid-connected PV power systems," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 793–805, Feb. 2013.
- [22] N. V. Kurdkandi et al., "A new transformer-less common grounded threelevel grid-tied inverter with voltage boosting capability," *IEEE Trans. Energy Convers.*, vol. 36, no. 3, pp. 1896–1909, Sep. 2021.

- [23] R. Barzegarkhoo, S. S. Lee, S. A. Khan, Y. P. Siwakoti, and D. D. Lu, "A novel generalized common-ground switched-capacitor multilevel inverter suitable for transformerless grid-connected applications," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10293–10306, Sep. 2021.
- [24] R. Barzegarkhoo, Y. P. Siwakoti, and F. Blaabjerg, "A new switchedcapacitor five-level inverter suitable for transformerless grid-connected applications," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 8140–8153, Aug. 2020.
- [25] N. V. Kurdkandi et al., "A new transformer-less common grounded five-level grid-tied inverter with leakage current elimination and voltage boosting capability for photovoltaic applications," *IET Renewable Power Gener.*, vol. 17, pp. 1557–1582, 2023.
- [26] N. V. Kurdkandi et al., "A new six-level transformer-less grid-connected solar photovoltaic inverter with less leakage current," *IEEE Access*, vol. 10, pp. 63736–63753, 2022.
- [27] N. V. Kurdkandi et al., "A new seven-level transformer-less grid-tied inverter with leakage current limitation and voltage boosting feature," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 4, no. 1, pp. 228–241, Jan. 2023.
- [28] O. Husev, C. Roncero-Clemente, E. Makovenko, S. Pires Pimentel, D. Vinnikov, and J. Martins, "Optimization and implementation of the proportional-resonant controller for grid-connected inverter with significant computation delay," *IEEE Trans. Ind. Electron.*, vol. 67, no. 2, pp. 1201–1211, Feb. 2020.
- [29] O. Husev, J. Belikov, O. Matiushkin, D. Vinnikov, R. Ahmadiahangar, and N. V. Kurdkandi, "Optimal tuning of resonant and repetitive based controller for single-phase buck-boost inverter with unfolding circuit," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 3, no. 4, pp. 954–965, Oct. 2022.
- [30] J.-K. Kim, J.-H. Lee, H.-G. Jeong, and K.-B. Lee, "Improvement of gridconnected inverter systems with PR controllers under the unbalanced and distorted grid voltage," in *Proc. IEEE 7th Int. Power Electron. Motion Control Conf.*, 2012, pp. 1183–1187.
- [31] Y. Yang, L. Hadjidemetriou, F. Blaabjerg, and E. Kyriakides, "Benchmarking of phase locked loop based synchronization techniques for gridconnected inverter systems," in *Proc. IEEE Int. Conf. Power Electron.*, 2015, pp. 1–8.
- [32] M. A. G. de Brito, L. Galotto, L. P. Sampaio, G. A. Melo, and C. A. Canesin, "Evaluation of the main mppt techniques for photovoltaic applications," *IEEE Trans. Ind. Electron.*, vol. 60, no. 3, pp. 1156–1167, Mar. 2013.
- [33] E. Kabalci, "The design and analysis of a two-stage PV converter with Quasi-Z source inverter," in *Proc. IEEE 18th Int. Power Electron. Motion Control Conf.*, 2018, pp. 451–456.
- [34] I. Grgi'c, M. Baši'c, and D. Vukadinovi'c, "Optimization of electricity production in a grid-tied solar power system with a three-phase quasi-Zsource inverter," J. Cleaner Prod., vol. 221, pp. 656–666, 2019.
- [35] M. Aureliano Gomes de Brito, L. Galotto, L. Poltronieri Sampaio, G. de Azevedo e Melo, and C. Alberto Canesin, "Evaluation of the main MPPT techniques for photovoltaic applications," *IEEE Trans. Ind. Electron.*, vol. 60, no. 3, pp. 1156–1167, Mar. 2013.
- [36] H. Khoun Jahan, M. Abapour, and K. Zare, "Switched-capacitor-based single-source cascaded H-bridge multilevel inverter featuring boosting ability," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1113–1124, Feb. 2019.
- [37] F. Akbar, A. Elkhateb, H. F. Ahmed, A. A. Khan, H. Cha, and J.-W. Park, "Single-phase virtual-ground transformerless buck-boost inverters," *IEEE Trans. Power Electron.*, vol. 38, no. 9, pp. 11585–11600, Sep. 2023.
- [38] I. Harbi, M. Ahmed, C. M. Hackl, J. Rodriguez, R. Kennel, and M. Abdelrahem, "Low-complexity dual-vector model predictive control for single-phase nine-level ANPC-based converter," *IEEE Trans. Power Electron.*, vol. 38, no. 3, pp. 2956–2971, Mar. 2023.
- [39] M. Hazrati-Karkaragh, M. Esteki, M. R. Mohammadi, and S. A. Khajehoddin, "A novel high-frequency inverter with ZVT in a wide range of duty cycles and PFs," *IEEE Trans. Power Electron.*, vol. 38, no. 8, pp. 9983–9997, Aug. 2023.

Naser Vosoughi Kurdkandi (Member, IEEE) was born in Bostanabad, East Azerbaijan Province, Iran, in 1989. He received the B.Sc. degree in electrical engineering from Islamic Azad University, South Tehran Branch, Tehran, Iran, in 2011, and the M.Sc. and Ph.D. degrees in electrical engineering and power electronics from the University of Tabriz, Tabriz, Iran, in 2014 and 2019, respectively.

From 2019 to 2020, he was a Postdoctoral Researcher with the University of Tabriz. In 2020, he joined Tallinn University of Technology, Tallinn, Es-

tonia, as a Postdoctoral Researcher. Since 2022, he has been a Postdoctoral Research-Fellow with San Diego State University, San Diego, CA, USA. His research interests include multilevel inverters, grid-connected PV inverters, dc–dc switched-capacitor and switched-inductor converters, fast charging stations for electric vehicles, battery-based energy storage systems, and induction motor drives.



Dmitri Vinnikov (Fellow, IEEE) received the Dipl.Eng., M.Sc., and Dr.Sc.techn. degrees in electrical engineering from the Tallinn University of Technology, Tallinn, Estonia, in 1999, 2001, and 2005, respectively.

He is currently the Head of the Power Electronics Group, Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology. Moreover, he is one of the founders and leading researchers of ZEBE—Estonian Centre of Excellence for zero energy and resource efficient smart buildings

and districts. He has authored or coauthored 2 books, 5 monographs, and 1 book chapter as well as more than 400 published articles on power converter design and development, and he is the holder of numerous patents and utility models in this field. His research interests include the applied design of power electronic converters and control systems, renewable energy conversion systems (photovoltaic and wind), impedance-source power converters, and the implementation of wide bandgap power semiconductors.

Dr. Vinnikov is the Chair of the IEEE Estonia Section.



Oleksandr Husev (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in industrial electronics from Chernihiv State Technological University, Chernihiv, Ukraine, in 2007 and 2008, respectively, and the Ph.D. degree in semiconductor converters from the Institute of Electrodynamics, National Academy of Science of Ukraine, Kyiv, Ukraine, in 2012.

He is a Senior Researcher and Projects Leader with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology

(TalTech), Tallin, Estonia, and is an Associate Professor with Chernihiv National Polytechnic University, Chernihiv, Ukraine. He has more than 200 publications and is the holder of several patents (including European patents). His research interests include power electronics systems, design of novel topologies, and control systems based on a wide range of algorithms, including modeling, design, and simulation, and applied design of power converters and control systems and application.

Dr. Husev is recognized as a Best Young Scientist in both Taltech and home Universities. He was the recipient of the Estonian National Research Award in Technical Sciences in 2024.



Wei Gao (Member, IEEE) received the B.S. degree in vehicle engineering from the South China University of Technology, Guangzhou, China, in 2007, and the M.S. degree in vehicle engineering and the Ph.D. degree in mechanical engineering from the Beijing Institute of Technology, Beijing, China, in 2010 and 2017, respectively.

From 2019 to 2024, he was a Postdoc and Research Scientist with the San Diego State University, San Diego, CA, USA. He is currently the Director of BMS department of Tianneng Group, Huzhou, China. His

research interests include battery management, balancing, battery second-life utilization, renewable power generation, and power electronics.



Chunting Chris Mi (Fellow, IEEE) received the B.S.E.E. and M.S.E.E. degrees in electrical engineering from Northwestern Polytechnical University, Xi'an, China, in 1985 and 1988, respectively, and the Ph.D. degree in electrical engineering from the University of Toronto, Toronto, Ontario, Canada, in 2001.

He is a Distinguished Professor with the Department of Electrical and Computer Engineering and the Director of and Director of Caili & Daniel Chang Center of Electrical Drive Transportation, San Diego

State University, San Diego, CA, USA. Prior to joining SDSU, he was with the University of Michigan, Dearborn, MI, USA, from 2001 to 2015. His research interests include electric drives, power electronics, electric machines, electrical and hybrid vehicles, wireless power transfer, and power electronics.

Dr. Mi was the recipient of the IEEE PELS Emerging Technology Award in 2019, IEEE Transaction on Power Electronics Best Paper Award, and two IEEE Transaction on Power Electronics Prize Letter Awards. He was the recipient of the Albert W. Johnson Lecture Award which is the highest distinction for any SDSU faculty, the IEEE PELS Achievement Award in Vehicle and Transportation Systems and the Best Paper Award from IEEE Transactions on Industry Applications in 2023. He is a Fellow of SAE.



Oleksandr Matiushkin (Member, IEEE) received the B.Sc. and M.Sc. degrees in industrial electronics from the Chernihiv National University of Technology, Chernihiv, Ukraine, in 2016 and 2018, respectively, and the Ph.D. degree in power electronics from the Tallinn University of Technology, Tallinn, Estonia, in 2022.

He is currently a Researcher with the Department of Electrical Engineering, Tallinn University of Technology. He is also working as a Postdoctoral Researcher with the University of Extremadura, Bada-

joz, Spain. His research interests include power electronics, new topology design, microcontroller and FPGA programming, modeling, filter calculations, and control techniques for power electronics converters.